{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:14:28Z","timestamp":1766578468702,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/ahs.2011.5963922","type":"proceedings-article","created":{"date-parts":[[2011,8,3]],"date-time":"2011-08-03T21:37:44Z","timestamp":1312407464000},"page":"96-103","source":"Crossref","is-referenced-by-count":9,"title":["A heterogeneous SoC architecture with embedded virtual FPGA cores and runtime Core Fusion"],"prefix":"10.1109","author":[{"given":"Peter","family":"Figuli","sequence":"first","affiliation":[]},{"given":"Michael","family":"Hubner","sequence":"additional","affiliation":[]},{"given":"Romuald","family":"Girardey","sequence":"additional","affiliation":[]},{"given":"Falco","family":"Bapp","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Bruckschlogl","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Thoma","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"ref3","article-title":"Virtual FPGAs: Some steps behind the physical barrier","volume":"1388","author":"fornaciari","year":"0","journal-title":"Parallel and Distributed Processing (IPPS\/SPDP’98Workshop Proceedings)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6460-1_11"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120887"},{"key":"ref5","article-title":"A heterogeneous Multicore System on Chip with run-time reconfigurable virtual FPGA Architecture","author":"h\u00fcbner","year":"0","journal-title":"Proceedings of the Reconfigurable Architectures Workshop (RAW)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470736"},{"key":"ref7","article-title":"A Novel FPGA Architecture and an Integrated Framwork of CAD Tools for Implementing Applications","volume":"e88 d","author":"sozios","year":"2005","journal-title":"Special Issue on Recent Advances in Circuits and Systems IEICE Transactions on Information and Systems"},{"key":"ref2","article-title":"Placing, Routing, and Editing Virtual FPGAs","author":"lagadec","year":"0","journal-title":"Proceedings of the 11th International Conference on Field-Programmable Logic and Applications"},{"year":"0","key":"ref9"},{"journal-title":"White Paper WP-OI095–1 2","article-title":"Generating Functionally Equivalent FPGAs and ASICs With a Single Set of RTL and Synthesis\/Timing Constraints","year":"2009","key":"ref1"}],"event":{"name":"2011 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2011,6,6]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5949573\/5963916\/05963922.pdf?arnumber=5963922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:06:41Z","timestamp":1490072801000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5963922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ahs.2011.5963922","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}