{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:08:21Z","timestamp":1742400501436,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/ahs.2011.5963956","type":"proceedings-article","created":{"date-parts":[[2011,8,3]],"date-time":"2011-08-03T21:37:44Z","timestamp":1312407464000},"page":"336-343","source":"Crossref","is-referenced-by-count":12,"title":["A fast Reconfigurable 2D HW core architecture on FPGAs for evolvable Self-Adaptive Systems"],"prefix":"10.1109","author":[{"given":"Andres","family":"Otero","sequence":"first","affiliation":[]},{"given":"Ruben","family":"Salvador","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Mora","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"de la Torre","sequence":"additional","affiliation":[]},{"given":"Teresa","family":"Riesgo","sequence":"additional","affiliation":[]},{"given":"Lukas","family":"Sekanina","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Dynamically Reconfigurable Bioinspired Hardware","author":"upegui","year":"2006","journal-title":"PhD thesis"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/DSD.2010.100"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/NORCHP.2008.4738283"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/AHS.2009.46"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ISCAS.2010.5537429"},{"year":"0","article-title":"Multi-Port Memory Controller (MPMC)","key":"ref15"},{"year":"0","article-title":"Xilinx Modular Design Flow","key":"ref16"},{"year":"0","article-title":"LogiCORE IP XPS HWICAP","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1504\/IJICA.2007.013402"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1049\/iet-cdt.2009.0009"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TVLSI.2008.2005670"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1007\/3-540-36553-2_17","article-title":"Virtual reconfigurable circuits for real-world applications of evolvable hardware","volume":"2606","author":"sekanina","year":"0","journal-title":"Evolvable Systems From Biology to Hardware 5th International Conference"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/FPL.2010.24"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-3-7091-7533-0_64"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/4235.788492"},{"key":"ref9","first-page":"66","article-title":"A flexible on-chip evolution system implemented on a Xilinx Virtex-II Pro device","volume":"3637","author":"glette","year":"2005","journal-title":"ICES 2005"}],"event":{"name":"2011 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2011,6,6]]},"location":"San Diego, CA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5949573\/5963916\/05963956.pdf?arnumber=5963956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T03:14:07Z","timestamp":1581045247000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5963956\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ahs.2011.5963956","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}