{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:45:24Z","timestamp":1742388324783},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/ahs.2012.6268634","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T14:49:08Z","timestamp":1345646948000},"page":"85-91","source":"Crossref","is-referenced-by-count":5,"title":["Online clock routing in Xilinx FPGAs for high-performance and reliability"],"prefix":"10.1109","author":[{"given":"Xabier","family":"Iturbe","sequence":"first","affiliation":[]},{"given":"Khaled","family":"Benkrid","sequence":"additional","affiliation":[]},{"given":"Raul","family":"Torrego","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Ebrahim","sequence":"additional","affiliation":[]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456934"},{"journal-title":"Support for BUFR in Partial Reconfigurable Modules","year":"2008","author":"eto","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090676"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2001422"},{"key":"2","article-title":"3D Compaction: A Novel Blocking-aware Algorithm for Online Hardware Task Scheduling and Placement on 2D Partially Reconfigurable Devices","author":"marconi","year":"0","journal-title":"Proc of the International Symposium on Applied Reconfigurable Computing 2010"},{"journal-title":"Reconfigurable Computing The Theory and Practice of FPGA-Based Computation","year":"2007","author":"hauck","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.60"},{"journal-title":"Virtex-4 FPGA User Guide","year":"2008","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2010.5546274"},{"journal-title":"Real-Time Systems Design Principles for Distributed Embedded Applications","year":"1997","author":"kopetz","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.108"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"journal-title":"Virtex-4 FPGA Configuration User Guide","year":"2009","key":"8"}],"event":{"name":"2012 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2012,6,25]]},"location":"Erlangen, Germany","end":{"date-parts":[[2012,6,28]]}},"container-title":["2012 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6264152\/6268630\/06268634.pdf?arnumber=6268634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T00:24:54Z","timestamp":1490142294000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6268634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ahs.2012.6268634","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}