{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:38:06Z","timestamp":1729661886942,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/ahs.2014.6880158","type":"proceedings-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T12:34:19Z","timestamp":1408710859000},"page":"55-60","source":"Crossref","is-referenced-by-count":9,"title":["Run-time power and performance scaling with CPU-FPGA hybrids"],"prefix":"10.1109","author":[{"given":"Jose","family":"Nunez-Yanez","sequence":"first","affiliation":[]},{"given":"Arash","family":"Beldachi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","first-page":"437","volume":"20","author":"nunez-yanez","year":"2012","journal-title":"Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/JSSC.2008.2007145","article-title":"Razor II","author":"das","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"12","first-page":"4","article-title":"Adaptive voltage scaling in a dynamically reconfigurable FPGA-based platform","volume":"5","author":"atukem","year":"0","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568637"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2365963"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"7","first-page":"23","article-title":"Evaluation of lowleakage design techniques for field programmable gate arrays","author":"raham","year":"2004","journal-title":"Proceedings of the 2004 ACM\/SIGDA 12th International Symposium on Field Programmable Gate Arrays"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"5","first-page":"760","author":"li","year":"2004","journal-title":"Vdd Programmability to Reduce Fpga Interconnect Power in Computer Aided Design 2004 ICCAD-2004 IEEE\/ACM"},{"key":"4","first-page":"1","author":"ryan","year":"2010","journal-title":"A Sub-threshold Fpga with Low-swing Dual-vdd Interconnect in 90nm Cmos (CTCC)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380636"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159755"}],"event":{"name":"2014 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2014,7,14]]},"location":"Leicester, United Kingdom","end":{"date-parts":[[2014,7,17]]}},"container-title":["2014 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6874772\/6880141\/06880158.pdf?arnumber=6880158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T15:12:49Z","timestamp":1498144369000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6880158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ahs.2014.6880158","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}