{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:16:34Z","timestamp":1729674994844,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/ahs.2014.6880170","type":"proceedings-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T16:34:19Z","timestamp":1408725259000},"page":"143-150","source":"Crossref","is-referenced-by-count":3,"title":["A run time adaptive architecture to trade-off performance for fault tolerance applied to a DVB on-board processor"],"prefix":"10.1109","author":[{"given":"Filip","family":"Veljkovic","sequence":"first","affiliation":[]},{"given":"Teresa","family":"Riesgo","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"de la Torre","sequence":"additional","affiliation":[]},{"given":"Raul","family":"Regada","sequence":"additional","affiliation":[]},{"given":"Luis","family":"Berrojo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.100"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2012.6268653"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2013.6604226"},{"key":"3","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/RELPHY.2006.251221","article-title":"Improving FPGA design robustness with partial TMR","author":"pratt","year":"2006","journal-title":"Reliability Physics Symposium Proceedings 2006 44th Annual IEEE International"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.85"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2013.6604220"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.281"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.25"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272543"},{"volume":"1","journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","year":"2001","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491793"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.26"}],"event":{"name":"2014 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2014,7,14]]},"location":"Leicester, United Kingdom","end":{"date-parts":[[2014,7,17]]}},"container-title":["2014 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6874772\/6880141\/06880170.pdf?arnumber=6880170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T19:12:49Z","timestamp":1498158769000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6880170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ahs.2014.6880170","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}