{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:10:55Z","timestamp":1725772255761},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/ahs.2017.8046355","type":"proceedings-article","created":{"date-parts":[[2017,9,21]],"date-time":"2017-09-21T20:26:47Z","timestamp":1506025607000},"page":"24-31","source":"Crossref","is-referenced-by-count":4,"title":["Resource-efficient dynamic partial reconfiguration on FPGAs for space instruments"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Dorflinger","sequence":"first","affiliation":[]},{"given":"Bjorn","family":"Fiethe","sequence":"additional","affiliation":[]},{"given":"Harald","family":"Michalik","sequence":"additional","affiliation":[]},{"given":"Sandor P.","family":"Fekete","sequence":"additional","affiliation":[]},{"given":"Phillip","family":"Keldenich","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Scheffer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"487","author":"charitopoulos","year":"2015","journal-title":"Hardware Task Scheduling for Partially Reconfigurable FPGAs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2014.6880153"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2017.02.004"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.75"},{"journal-title":"Vivado Design Suite User Guide Partial Reconfiguration UG909 (v2013 3)","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"gary","key":"ref16"},{"journal-title":"IBM ILOG CPLEX Optimizer","year":"0","key":"ref17"},{"journal-title":"GNU Linear Programming Kit","year":"0","key":"ref18"},{"key":"ref4","first-page":"401","article-title":"Efficient on-line hard-ware\/software task scheduling for dynamic run-time reconfigurable systems","author":"al-wattar","year":"2012","journal-title":"2012 IEEE 26th Int Parallel and Distributed Processing Symp Workshops PhD Forum"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-3485-4_10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.92"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861363"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000677"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974721"},{"key":"ref2","article-title":"Dynamically Reconfigurable Processing Module (DRPM) and its Application on a Space Science Instrument","author":"fiethe","year":"2013","journal-title":"Proc 2013 Workshop on Reconfigurable Computing (WRC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963924"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1028"}],"event":{"name":"2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2017,7,24]]},"location":"Pasadena, CA, USA","end":{"date-parts":[[2017,7,27]]}},"container-title":["2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8030149\/8046338\/08046355.pdf?arnumber=8046355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:46:06Z","timestamp":1509140766000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8046355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ahs.2017.8046355","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}