{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:48:18Z","timestamp":1761648498202},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/ahs.2017.8046368","type":"proceedings-article","created":{"date-parts":[[2017,9,21]],"date-time":"2017-09-21T20:26:47Z","timestamp":1506025607000},"page":"125-132","source":"Crossref","is-referenced-by-count":4,"title":["A fully configurable and scalable neural coprocessor IP for SoC implementations of machine learning applications"],"prefix":"10.1109","author":[{"given":"Unai","family":"Martinez-Corral","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koldo","family":"Basterretxea","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s12559-015-9333-0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2015.09.025"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2015.03.110"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030607"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2231391"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSTARS.2014.2359965"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1080\/01431161.2014.999882"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2016.02.007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293933"},{"journal-title":"Machine Learning in Business Use Cases","year":"2017","author":"azoff","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428073"},{"journal-title":"Wishbone B4 WISHBONE System-on-Chip (SoC) Interconnection Architecture Portable IP Cores","year":"2010","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314415"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"2015","journal-title":"Proc of the 2015 ACM\/SIGDA Intl Symp on Field-Programmable Gate Arrays - FPGA '15"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0925-2312(94)90053-1"}],"event":{"name":"2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2017,7,24]]},"location":"Pasadena, CA, USA","end":{"date-parts":[[2017,7,27]]}},"container-title":["2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8030149\/8046338\/08046368.pdf?arnumber=8046368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T05:01:42Z","timestamp":1659502902000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8046368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ahs.2017.8046368","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}