{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:20:37Z","timestamp":1764433237062,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/ahs.2018.8541441","type":"proceedings-article","created":{"date-parts":[[2018,11,23]],"date-time":"2018-11-23T00:15:58Z","timestamp":1542932158000},"page":"204-209","source":"Crossref","is-referenced-by-count":4,"title":["Design and Analysis of Novel Interconnects with Network-on-Chip LVDS Transmitter for Low Delay"],"prefix":"10.1109","author":[{"family":"Jayshree","sequence":"first","affiliation":[]},{"given":"G.","family":"Seetharaman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.913751"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840955"},{"key":"ref12","article-title":"Low-power I\/O interface for above 2 Gbps-per-pin operation","volume":"26","author":"wang xihu","year":"2009","journal-title":"The Electr J"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2016.7977098"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"journal-title":"Low-Power VLSI Design Circuits and Systems","year":"2014","author":"pal","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852164"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref6","first-page":"42","article-title":"A 5.1GHz 0.34mm2 router for network-on-chip applications","author":"vangal","year":"2007","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref5","first-page":"98","article-title":"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS","author":"vangal","year":"2007","journal-title":"Tech Papers IEEE Int Solid-State Circuits Conf"},{"journal-title":"LVDS Owner’s Manual & Design Guide","year":"1997","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373470"}],"event":{"name":"2018 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2018,8,6]]},"location":"Edinburgh","end":{"date-parts":[[2018,8,9]]}},"container-title":["2018 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8515683\/8541365\/08541441.pdf?arnumber=8541441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T16:43:14Z","timestamp":1643301794000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8541441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ahs.2018.8541441","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}