{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:46:17Z","timestamp":1730195177109,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/ahs.2018.8541491","type":"proceedings-article","created":{"date-parts":[[2018,11,22]],"date-time":"2018-11-22T19:15:58Z","timestamp":1542914158000},"page":"104-111","source":"Crossref","is-referenced-by-count":0,"title":["Pyramidal Neuron Architectures for AcceleratingDeep Neural Networks on FPGA"],"prefix":"10.1109","author":[{"given":"Hossam O.","family":"Ahmed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maged","family":"Ghoneima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Flexpoint numerical innovation underlying the Intel® Nervana™ Neural Network Processor","year":"2017","author":"wang","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2112570"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref14","article-title":"Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array","author":"rahman","year":"0","journal-title":"presented at the Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep Learning Review","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref17","article-title":"Parallel Dot-Products for Deep Learning on FPGA","author":"m\u00e1rio v\u00e9stias","year":"0","journal-title":"presented at the Field Programmable Logic and Applications (FPL) 2017 27th International Conference"},{"journal-title":"Deep learning on FPGAs Past present and future","year":"2016","author":"griffin lacey","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref6","article-title":"8-BIT APPROXIMATIONS FOR PARALLELISM IN DEEP LEARNING","author":"dettmers","year":"0","journal-title":"presented at the ICLR 2016 San Juan Puerto Rico"},{"key":"ref5","article-title":"High-Speed 2D Parallel MAC Unit Hardware Accelerator for Convolutional Neural Network","author":"ahmed","year":"0","journal-title":"presented at the Intelligent Systems Conference 2018"},{"key":"ref8","article-title":"HARDWARE-ORIENTED APPROXIMATION OF CONVOLUTIONAL NEURAL NETWORKS","author":"gysel","year":"0","journal-title":"presented at the ICLR San Juan Puerto Rico"},{"key":"ref7","article-title":"Deep Learning with INT8 Optimization on Xilinx Devices","volume":"v1 0 1","author":"yao fu","year":"2017","journal-title":"UltraScale and UltraScale+FPGAs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2699229"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2690919"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAIE.2018.8405440"}],"event":{"name":"2018 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2018,8,6]]},"location":"Edinburgh","end":{"date-parts":[[2018,8,9]]}},"container-title":["2018 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8515683\/8541365\/08541491.pdf?arnumber=8541491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T08:40:15Z","timestamp":1643272815000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8541491\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ahs.2018.8541491","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}