{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:21:57Z","timestamp":1778923317979,"version":"3.51.4"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/aicas.2019.8771513","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T23:57:53Z","timestamp":1564099073000},"page":"11-12","source":"Crossref","is-referenced-by-count":10,"title":["On-chip Learning of Multilayer Perceptron Based on Memristors with Limited Multilevel States"],"prefix":"10.1109","author":[{"given":"Yuhang","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanghui","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guoxing","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00167"},{"key":"ref3","first-page":"1","article-title":"Manhattan rule training for memristive crossbar circuit pattern classifiers","year":"2015","journal-title":"IEEE 9th International Symposium on Intelligent Signal Processing (WISP) Proceedings"},{"key":"ref2","first-page":"494","article-title":"A 65nm 1Mb Nonvolatile Computing-in-Memory ReRAM Macro with Sub-16ns Multiply-and-Accumulate for Binary DNN AI Edge Processors","year":"2018","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2622716"}],"event":{"name":"2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2019,3,18]]},"end":{"date-parts":[[2019,3,20]]}},"container-title":["2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766332\/8771465\/08771513.pdf?arnumber=8771513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:47:06Z","timestamp":1658094426000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8771513\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/aicas.2019.8771513","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}