{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:39:57Z","timestamp":1772725197097,"version":"3.50.1"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/aicas.2019.8771562","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T19:57:53Z","timestamp":1564084673000},"page":"279-283","source":"Crossref","is-referenced-by-count":9,"title":["Extended Bit-Plane Compression for Convolutional Neural Network Accelerators"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Cavigelli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Graphics Double Data Rate (GDDR5) SGRAM","year":"2016","journal-title":"Tech Rep"},{"key":"ref32","article-title":"Low Power Double Data Rate 4 (LPDDR4)","year":"2014","journal-title":"Tech Rep"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.37"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.33"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref11","article-title":"NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps","author":"aimar","year":"2018","journal-title":"IEEE Trans Neural Networks Learn Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref14","first-page":"1","article-title":"CBinfer: Exploiting Frame-to-Frame Locality for Faster Convolutional Network Inference on Video Streams","author":"cavigelli","year":"2018"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744788"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00099"},{"key":"ref17","article-title":"BinaryConnect: Training Deep Neural Networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Adv NIPS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.111"},{"key":"ref19","article-title":"Incremental Network Quantization: Towards Lossless CNNs with Low-Precision Weights","author":"zhou","year":"2017","journal-title":"Proc ICLR"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1978.1055934"},{"key":"ref4","first-page":"129","article-title":"Squeeze-Det: Unified, Small, Low Power Fully Convolutional Neural Networks for Real-Time Object Detection for Autonomous Driving","author":"wu","year":"2016","journal-title":"Proc IEEE CVPRW"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659158"},{"key":"ref3","article-title":"Computationally efficient target classification in multispectral image data with Deep Neural Networks","volume":"9997","author":"cavigelli","year":"2016","journal-title":"SPIE Def + Secur"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2016.2592330"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"925","DOI":"10.1109\/TVLSI.2006.884045","article-title":"A lossless data compression and decompression algorithm and its hardware architecture","volume":"14","author":"lin","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.123"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001138"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743766"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/WACV.2016.7477595"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.media.2017.07.005"},{"key":"ref20","article-title":"YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration","author":"andri","year":"2017","journal-title":"IEEE TCAD"},{"key":"ref22","article-title":"Soft-to-hard vector quantization for end-to-end learning compressible representations","author":"agustsson","year":"2017","journal-title":"Adv Neural Inf Process Syst"},{"key":"ref21","article-title":"Compressing Neural Networks with the Hashing Trick","volume":"37","author":"chen","year":"2015","journal-title":"JMLR"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00017"},{"key":"ref23","article-title":"Deep Compression - Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding","author":"han","year":"2016","journal-title":"ICLRE"},{"key":"ref26","first-page":"3703","article-title":"Beyond Filters: Compact Feature Map for Portable Deep Model","volume":"70","author":"wang","year":"2017","journal-title":"Proc ICML"},{"key":"ref25","article-title":"DNN Feature Map Compression using Learned Representation over GF(2)","author":"gudovskiy","year":"2018"}],"event":{"name":"2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","location":"Hsinchu, Taiwan","start":{"date-parts":[[2019,3,18]]},"end":{"date-parts":[[2019,3,20]]}},"container-title":["2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766332\/8771465\/08771562.pdf?arnumber=8771562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:54:06Z","timestamp":1658080446000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8771562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/aicas.2019.8771562","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}