{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:16:48Z","timestamp":1725592608153},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/aicas.2019.8771576","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T23:57:53Z","timestamp":1564099073000},"page":"34-37","source":"Crossref","is-referenced-by-count":0,"title":["A CMOS-based Resistive Crossbar Array with Pulsed Neural Network for Deep Learning Accelerator"],"prefix":"10.1109","author":[{"given":"Injune","family":"Yeo","sequence":"first","affiliation":[]},{"given":"Sang-gyun","family":"Gi","sequence":"additional","affiliation":[]},{"given":"Jung-gyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Byung-geun","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820701"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537475"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966154"}],"event":{"name":"2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2019,3,18]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2019,3,20]]}},"container-title":["2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766332\/8771465\/08771576.pdf?arnumber=8771576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:47:07Z","timestamp":1658094427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8771576\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/aicas.2019.8771576","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}