{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:50:18Z","timestamp":1730195418599,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/aicas48895.2020.9073813","type":"proceedings-article","created":{"date-parts":[[2020,4,23]],"date-time":"2020-04-23T21:16:57Z","timestamp":1587676617000},"page":"99-102","source":"Crossref","is-referenced-by-count":1,"title":["A 35x10 Charge-Trap Synaptic Memory for 57xMatrix Recognition"],"prefix":"10.1109","author":[{"given":"Eun-Je","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jong-Moon","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Do-Wan","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Je-Joong","family":"Woo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kee-Won","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2943113"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.06.006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532095"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2019.17112"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"6.1.1","DOI":"10.1109\/IEDM.2017.8268337","article-title":"NeuroSim+: An integrated device-toalgorithm framework for benchmarking synaptic devices and array architectures","author":"chen","year":"2017","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"key":"ref1","first-page":"58","article-title":"Next-generation neuromorphic hardware technology","volume":"33","author":"moon","year":"2018","journal-title":"Electronics and Telecommunications Trends"}],"event":{"name":"2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2020,8,31]]},"location":"Genova, Italy","end":{"date-parts":[[2020,9,2]]}},"container-title":["2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9066468\/9072687\/09073813.pdf?arnumber=9073813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:46:52Z","timestamp":1656330412000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073813\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/aicas48895.2020.9073813","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}