{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:50:21Z","timestamp":1730195421293,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/aicas48895.2020.9073870","type":"proceedings-article","created":{"date-parts":[[2020,4,24]],"date-time":"2020-04-24T01:16:57Z","timestamp":1587691017000},"page":"31-35","source":"Crossref","is-referenced-by-count":7,"title":["Smart Logic-in-Memory Architecture For Ultra-Low Power Large Fan-In Operations"],"prefix":"10.1109","author":[{"given":"Tommaso","family":"Zanotti","sequence":"first","affiliation":[]},{"given":"Francesco Maria","family":"Puglisi","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Pavan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2530942"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479018"},{"key":"ref31","article-title":"Unimore Resistive Random Access Memory (RRAM) Verilog-A Model","author":"puglisi","year":"2019","journal-title":"NanoHub"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2833208"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aa9646"},{"journal-title":"Principia Mathematica Vol I","year":"1910","author":"b r","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2011.5872251"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510634"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"860","DOI":"10.7873\/DATE.2015.1085","article-title":"Spiking Neural Network with RRAM: Can We Use It for Real-World Application?","author":"tianqi tang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966447"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DISCOVER.2016.7806227"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2018.8486886"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW47491.2019.8989875"},{"key":"ref4","first-page":"77","article-title":"Implementation of a 256-bit wideword processor for the data-intensive architecture (DIVA) processing-in-memory (PIM) chip","author":"draper","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901731"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2016.31"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409720"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2017.8060063"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201700263"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref9","first-page":"1","article-title":"Utilizing Sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication","author":"li","year":"2014","journal-title":"2014 Symposium on VLSI Technology (VLSI-Technology) Digest of Technical Papers VLSI Technology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ifacol.2018.07.147"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824304"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297384"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2821707"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1038\/s41598-017-17785-1","article-title":"Multibit memory operation of metal-oxide bilayer memristors","volume":"7","author":"stathopoulos","year":"2017","journal-title":"Sci Rep"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714821"},{"key":"ref25","first-page":"4107","author":"hubara","year":"2016","journal-title":"Advances in Neural IInformation Processing Systems"}],"event":{"name":"2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2020,8,31]]},"location":"Genova, Italy","end":{"date-parts":[[2020,9,2]]}},"container-title":["2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9066468\/9072687\/09073870.pdf?arnumber=9073870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:46:52Z","timestamp":1656344812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/aicas48895.2020.9073870","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}