{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,14]],"date-time":"2026-06-14T05:50:37Z","timestamp":1781416237676,"version":"3.54.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/aicas48895.2020.9073925","type":"proceedings-article","created":{"date-parts":[[2020,4,24]],"date-time":"2020-04-24T01:16:57Z","timestamp":1587691017000},"page":"1-5","source":"Crossref","is-referenced-by-count":27,"title":["Soft Error Mitigation for Deep Convolution Neural Network on FPGA Accelerators"],"prefix":"10.1109","author":[{"given":"Wenshuo","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guangjun","family":"Ge","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaiyuan","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhen","family":"Gao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"81","article-title":"In-place lut polarity inversion to mitigate soft errors for fpgas","year":"2016","journal-title":"DFT IEEE"},{"key":"ref11","first-page":"1","article-title":"Comparative analysis of inference errors in a neural network implemented in sram-based fpga induced by neutron irradiation and fault injection methods","year":"2018","journal-title":"IEEE SBCCI"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2884460"},{"key":"ref13","first-page":"190","article-title":"The effect of weight errors on neural networks","year":"2018","journal-title":"IEEE CCW"},{"key":"ref14","first-page":"47","article-title":"Improving the robustness of a softcore processor against seus by using tmr and partial reconfiguration","year":"2010","journal-title":"FCCM IEEE"},{"key":"ref15","article-title":"Dnnvm: End-to-end compiler leveraging heterogeneous optimizations on fpga-based cnn accelerators","year":"2019","journal-title":"arXiv preprint 1902 07463"},{"key":"ref16","first-page":"35","article-title":"Angel-eye: A complete design flow for mapping cnn onto embedded fpga","volume":"37","year":"2018","journal-title":"TCAD"},{"key":"ref17","first-page":"75","article-title":"Ese: Efficient speech recognition engine with sparse lstm on fpga","year":"2017","journal-title":"ACM FPGA"},{"key":"ref18","first-page":"4510","article-title":"Mobilenetv2: Inverted residuals and linear bottlenecks","year":"2018","journal-title":"CVPR"},{"key":"ref19","article-title":"Deep residual learning for image recognition","year":"2016","journal-title":"CVPR"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NSREC.2016.7891708"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1016\/j.actaastro.2007.12.004","article-title":"NASA’s approach to commercial cargo and crew transportation","volume":"63","year":"2008","journal-title":"Acta Astronautica"},{"key":"ref6","first-page":"87","article-title":"Tmr and partial dynamic reconfiguration to mitigate seu faults in fpgas","year":"2007","journal-title":"DFT IEEE"},{"key":"ref5","first-page":"1290","article-title":"On the optimal design of triple modular redundancy logic for sram-based fpgas","year":"0","journal-title":"DATE IEEE Computer Society"},{"key":"ref8","first-page":"706","article-title":"Robust fpga resynthesis based on fault-tolerant boolean matching","year":"2008","journal-title":"ICCAD IEEE"},{"key":"ref7","first-page":"4","article-title":"Fine-grained module-based error recovery in fpga-based tmr systems","volume":"11","year":"2018","journal-title":"TRETS"},{"key":"ref2","first-page":"26","article-title":"Going deeper with embedded fpga platform for convolutional neural network","year":"2016","journal-title":"ACM FPGA"},{"key":"ref1","first-page":"161","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural networks","year":"2015","journal-title":"ACM FPGA"},{"key":"ref9","first-page":"143","article-title":"In-place decomposition for robustness in fpga","year":"2010","journal-title":"ICCAD IEEE"},{"key":"ref20","first-page":"1","article-title":"Going deeper with convolutions","year":"2015","journal-title":"CVPR"},{"key":"ref22","first-page":"22","article-title":"Instruction driven cross-layer cnn accelerator for fast detection on fpga","volume":"11","year":"2018","journal-title":"TRETS"},{"key":"ref21","article-title":"Learning multiple layers of features from tiny images","year":"2009","journal-title":"Citeseer Tech Rep"},{"key":"ref23","year":"2016","journal-title":"Xilinx 7 Series FPGAs Configurable Logic Block User Guide"}],"event":{"name":"2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","location":"Genova, Italy","start":{"date-parts":[[2020,8,31]]},"end":{"date-parts":[[2020,9,2]]}},"container-title":["2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9066468\/9072687\/09073925.pdf?arnumber=9073925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:46:52Z","timestamp":1656344812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/aicas48895.2020.9073925","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}