{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:50:26Z","timestamp":1730195426765,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/aicas48895.2020.9073965","type":"proceedings-article","created":{"date-parts":[[2020,4,23]],"date-time":"2020-04-23T21:16:57Z","timestamp":1587676617000},"page":"213-217","source":"Crossref","is-referenced-by-count":3,"title":["Tunneling-based CMOS Floating Gate Synapse for Low Power Spike Timing Dependent Plasticity"],"prefix":"10.1109","author":[{"given":"Michele","family":"Mastella","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Toso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Sciortino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Prati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgio","family":"Ferrari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TNANO.2018.2821131"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1162\/neco.1996.8.3.531"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TBCAS.2011.2174152"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISCAS.2017.8050933"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1038\/s41598-017-17889-8"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1126\/sciadv.aat4752"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/JPROC.2014.2313954"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TBCAS.2012.2197858"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JPROC.2014.2314454"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/JETCAS.2018.2816339"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPT.2016.7929192"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.3389\/fnins.2016.00212"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1017\/CBO9781139042918.020"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1504\/IJNT.2016.078543"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TC.2016.2595580"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1038\/s41534-017-0023-5"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"merolla","year":"2014","journal-title":"Science"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1038\/s42005-019-0169-x"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1103\/PhysRevX.7.041052"},{"key":"ref1","article-title":"Playing atari with deep reinforcement learning","volume":"abs 1312 5602","author":"mnih","year":"2013","journal-title":"CoRR"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ISCAS.2010.5537768"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISCAS.2016.7539102"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/IJCNN.2009.5178879"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ISCAS.2002.1011042"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1063\/1.1657043"},{"key":"ref26","first-page":"753","article-title":"A low-power subthreshold to above-threshold voltage level shifter,” Circuits and Systems II: Express Briefs","volume":"61","author":"hosseini","year":"2014","journal-title":"IEEE Transactions on"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.3389\/fnins.2017.00123"}],"event":{"name":"2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2020,8,31]]},"location":"Genova, Italy","end":{"date-parts":[[2020,9,2]]}},"container-title":["2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9066468\/9072687\/09073965.pdf?arnumber=9073965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:46:51Z","timestamp":1656330411000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/aicas48895.2020.9073965","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}