{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:44:47Z","timestamp":1772725487122,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/aicas48895.2020.9073999","type":"proceedings-article","created":{"date-parts":[[2020,4,24]],"date-time":"2020-04-24T01:16:57Z","timestamp":1587691017000},"page":"01-05","source":"Crossref","is-referenced-by-count":15,"title":["NeuronFlow: A Hybrid Neuromorphic \u2013 Dataflow Processor Architecture for AI Workloads"],"prefix":"10.1109","author":[{"given":"O.","family":"Moreira","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Yousefzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Chersi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kapoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.-J.","family":"Zwartenkot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Qiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Cinserin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.A.","family":"Khoei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Lindwer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Tapson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342167"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.781"},{"key":"ref12","article-title":"Explaining how a deep neural network trained with end-to-end learning steers a car","author":"bojarski","year":"0","journal-title":"arXiv preprint arXiv 1704 07911"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073827"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-32813-9_3"},{"key":"ref15","year":"0","journal-title":"See for example the Embedded Microprocessor Benchmark Consortium"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3389\/fninf.2013.00048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/27633.28055"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2261","DOI":"10.1162\/NECO_a_00783","article-title":"STICK: Spike Time Interval Computational Kernel, a Framework for General Purpose Computation Using Neurons, Precise Timing, Delays, and Synchrony","volume":"27","author":"benosman","year":"2015","journal-title":"Neural Computation"},{"key":"ref8","author":"nicol","year":"0","journal-title":"A Dataflow Processing Chip for Training Deep Neural Networks"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4655(85)90135-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"118","DOI":"10.3389\/fnins.2013.00118","article-title":"Finding a roadmap to achieve large neuromorphic hardware systems","volume":"7","author":"hasler","year":"2013","journal-title":"Frontiers in Neuroscience"},{"key":"ref9","year":"0","journal-title":"See products from Mythic"}],"event":{"name":"2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","location":"Genova, Italy","start":{"date-parts":[[2020,8,31]]},"end":{"date-parts":[[2020,9,2]]}},"container-title":["2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9066468\/9072687\/09073999.pdf?arnumber=9073999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:45:37Z","timestamp":1656344737000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9073999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aicas48895.2020.9073999","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}