{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:17:00Z","timestamp":1759331820425},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,6]],"date-time":"2021-06-06T00:00:00Z","timestamp":1622937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,6]],"date-time":"2021-06-06T00:00:00Z","timestamp":1622937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,6]],"date-time":"2021-06-06T00:00:00Z","timestamp":1622937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,6]]},"DOI":"10.1109\/aicas51828.2021.9458481","type":"proceedings-article","created":{"date-parts":[[2021,6,23]],"date-time":"2021-06-23T20:01:10Z","timestamp":1624478470000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Compute-in-RRAM with Limited On-chip Resources"],"prefix":"10.1109","author":[{"given":"Anni","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"ref12","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref13","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"International Conference on Learning Representations (ICLR)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3001526"},{"key":"ref15","article-title":"LPDDR4 moves mobile","author":"skinner","year":"2013","journal-title":"JEDEC Mobile Forum Conference"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref19","article-title":"A runtime reconfigurable design of compute-in-memory based hardware accelerator","author":"lu","year":"2021","journal-title":"IEEE Design Automation and Test in Europe (DATE)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163014"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/IEDM13553.2020.9371974","article-title":"Monolithic 3D integration of high endurance multi-bit ferroelectric FET for accelerating compute-in-memory","author":"dutta","year":"2020","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662393"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942065"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0095"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00013"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"journal-title":"NVIDIA V100 Tensor Core GPU","year":"2020","key":"ref25"}],"event":{"name":"2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2021,6,6]]},"location":"Washington DC, DC, USA","end":{"date-parts":[[2021,6,9]]}},"container-title":["2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9458399\/9458400\/09458481.pdf?arnumber=9458481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T09:10:28Z","timestamp":1672564228000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9458481\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/aicas51828.2021.9458481","relation":{},"subject":[],"published":{"date-parts":[[2021,6,6]]}}}