{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:08:03Z","timestamp":1740100083544,"version":"3.37.3"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,6]],"date-time":"2021-06-06T00:00:00Z","timestamp":1622937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,6]],"date-time":"2021-06-06T00:00:00Z","timestamp":1622937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,6]],"date-time":"2021-06-06T00:00:00Z","timestamp":1622937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,6]]},"DOI":"10.1109\/aicas51828.2021.9458529","type":"proceedings-article","created":{"date-parts":[[2021,6,23]],"date-time":"2021-06-23T20:01:10Z","timestamp":1624478470000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Improving system latency of AI accelerator with on-chip pipelined activation preprocessing and multi-mode batch inference"],"prefix":"10.1109","author":[{"given":"Wenxuan","family":"Chen","sequence":"first","affiliation":[]},{"given":"Zheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ming","family":"Lei","sequence":"additional","affiliation":[]},{"given":"Bo","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Zhuo","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yongkui","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Weiyu","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Chen","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Qian","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Wenqi","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Zhibin","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","author":"perfkit","key":"ref4"},{"year":"0","author":"toolkit","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00052"},{"key":"ref11","article-title":"Fastfcn: Rethinking dilated convolution in the backbone for semantic segmentation","author":"wu","year":"2019","journal-title":"arXiv preprint arXiv 1903 11816"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46448-0_2"},{"year":"0","author":"kelly","key":"ref12"},{"key":"ref8","first-page":"151","article-title":"Accelerating atrous convolution with fetch-and-jump architecture for activation positioning","author":"wang","year":"2020","journal-title":"in 2020 IEEE International Conference on Integrated Circuits Technologies and Applications (ICTA)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref9","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"In Advances in Neural Information Processing Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"}],"event":{"name":"2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2021,6,6]]},"location":"Washington DC, DC, USA","end":{"date-parts":[[2021,6,9]]}},"container-title":["2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9458399\/9458400\/09458529.pdf?arnumber=9458529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:38Z","timestamp":1652197358000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9458529\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aicas51828.2021.9458529","relation":{},"subject":[],"published":{"date-parts":[[2021,6,6]]}}}