{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T22:30:10Z","timestamp":1768516210794,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007225","name":"MOST","doi-asserted-by":"publisher","award":["109-2622-8-007-022"],"award-info":[{"award-number":["109-2622-8-007-022"]}],"id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,13]]},"DOI":"10.1109\/aicas54282.2022.9869911","type":"proceedings-article","created":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T20:21:42Z","timestamp":1662409302000},"page":"395-398","source":"Crossref","is-referenced-by-count":7,"title":["A Winograd-Based Highly-Parallel Convolution Engine for 8-bit CNN Acceleration"],"prefix":"10.1109","author":[{"given":"Yong-Tai","family":"Chen","sequence":"first","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Feng","family":"Ou","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao-Tsung","family":"Huang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00045"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465842"},{"key":"ref12","article-title":"Efficient Winograd convolution via integer arithmetic","author":"meng","year":"2019","journal-title":"ArXiv"},{"key":"ref13","article-title":"Searching for Winograd-aware quantized networks","author":"fernandez-marques","year":"2020","journal-title":"ArXiv"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9054521"},{"key":"ref15","article-title":"Real-time super resolution CNN accelerator with constant kernel size Winograd con-volution","author":"yen","year":"2020","journal-title":"IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778104"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358263"},{"key":"ref6","article-title":"Fast algorithms for convolutional neural net-works","author":"lavin","year":"2016","journal-title":"IEEE Conference on Computer Vision and Pattern Recognition (CVPR)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970364"},{"key":"ref8","article-title":"Efficient Winograd-based convolution kernel implementation on edge devices","author":"xygkis","year":"2018","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3472456.3472473"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.151"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2018.2839891"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995253"}],"event":{"name":"2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","location":"Incheon, Korea, Republic of","start":{"date-parts":[[2022,6,13]]},"end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9869844\/9869845\/09869911.pdf?arnumber=9869911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,26]],"date-time":"2022-09-26T21:01:57Z","timestamp":1664226117000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9869911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,13]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aicas54282.2022.9869911","relation":{},"subject":[],"published":{"date-parts":[[2022,6,13]]}}}