{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:41:23Z","timestamp":1730194883799,"version":"3.28.0"},"reference-count":2,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,13]]},"DOI":"10.1109\/aicas54282.2022.9869947","type":"proceedings-article","created":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T16:21:42Z","timestamp":1662394902000},"page":"499-499","source":"Crossref","is-referenced-by-count":0,"title":["A low power neural network training processor with 8-bit floating point with a shared exponent bias and fused multiply add trees"],"prefix":"10.1109","author":[{"given":"Jeongwoo","family":"Park","sequence":"first","affiliation":[{"name":"Institute of Engineering Research, Seoul National University,Seoul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunwoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University,Department of Convergence Science and Technology,Seoul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsuk","family":"Jeon","sequence":"additional","affiliation":[{"name":"Seoul National University,Department of Convergence Science and Technology,Seoul"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"key":"ref1","first-page":"147","article-title":"A 40nm 4.81 tflops\/w 8b floating-point training processor for non-sparse neural networks using shared exponent bias and 24-way fused multiply-add tree","volume":"64","author":"park","year":"2021","journal-title":"2021 IEEE International SolidState Circuits Conference (ISSCC)"}],"event":{"name":"2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2022,6,13]]},"location":"Incheon, Korea, Republic of","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9869844\/9869845\/09869947.pdf?arnumber=9869947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,26]],"date-time":"2022-09-26T17:01:47Z","timestamp":1664211707000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9869947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,13]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/aicas54282.2022.9869947","relation":{},"subject":[],"published":{"date-parts":[[2022,6,13]]}}}