{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,24]],"date-time":"2025-05-24T04:12:19Z","timestamp":1748059939863,"version":"3.41.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,13]]},"DOI":"10.1109\/aicas54282.2022.9869984","type":"proceedings-article","created":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T20:21:42Z","timestamp":1662409302000},"page":"150-153","source":"Crossref","is-referenced-by-count":3,"title":["M3FPU: Multiformat Matrix Multiplication FPU Architectures for Neural Network Computations"],"prefix":"10.1109","author":[{"given":"Won","family":"Jeon","sequence":"first","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Yong Cheol Peter","family":"Cho","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Hyun Mi","family":"Kim","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Hyeji","family":"Kim","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Jaehoon","family":"Chung","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Juyeob","family":"Kim","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Miyoung","family":"Lee","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Chun-Gi","family":"Lyuh","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Jinho","family":"Han","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]},{"given":"Youngsu","family":"Kwon","sequence":"additional","affiliation":[{"name":"Electronics and Telecommunications Research Institute,AI Processor Research Team,AI SoC Research Department,Daejeon,Republic of Korea"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.10.012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176987"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2895031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.12.009"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1137\/0914050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"key":"ref2","first-page":"7686","article-title":"Training deep neural networks with 8-bit floating point numbers","author":"wang","year":"2018","journal-title":"Proceedings of the 32Nd International Conference on Neural Information Processing Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536313"},{"journal-title":"BFloat16 - Hardware Numerics Definition White Paper","article-title":"Intel","year":"2018","key":"ref1"}],"event":{"name":"2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2022,6,13]]},"location":"Incheon, Korea, Republic of","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9869844\/9869845\/09869984.pdf?arnumber=9869984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T17:03:33Z","timestamp":1748019813000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9869984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,13]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/aicas54282.2022.9869984","relation":{},"subject":[],"published":{"date-parts":[[2022,6,13]]}}}