{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:49:09Z","timestamp":1725662949607},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.1109\/aicas57966.2023.10168550","type":"proceedings-article","created":{"date-parts":[[2023,7,7]],"date-time":"2023-07-07T18:24:30Z","timestamp":1688754270000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A 40nm area-efficient Effective-bit-combination-based DNN accelerator with the reconfigurable multiplier"],"prefix":"10.1109","author":[{"given":"Yanghan","family":"Zheng","sequence":"first","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}]},{"given":"Zhaofang","family":"Li","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}]},{"given":"Kaihang","family":"Sun","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}]},{"given":"Kuan-Pei","family":"Lee","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}]},{"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3120113"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063111"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2993051"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731639"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365928"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731686"}],"event":{"name":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2023,6,11]]},"location":"Hangzhou, China","end":{"date-parts":[[2023,6,13]]}},"container-title":["2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10168547\/10168548\/10168550.pdf?arnumber=10168550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:34:00Z","timestamp":1690220040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10168550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/aicas57966.2023.10168550","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}