{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:41:56Z","timestamp":1730194916912,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.1109\/aicas57966.2023.10168555","type":"proceedings-article","created":{"date-parts":[[2023,7,7]],"date-time":"2023-07-07T18:24:30Z","timestamp":1688754270000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A 1W8R 20T SRAM Codebook for 20% Energy Reduction in Mixed-Precision Deep-Learning Inference Processor System"],"prefix":"10.1109","author":[{"given":"Ryotaro","family":"Ohara","sequence":"first","affiliation":[{"name":"Kobe University,Graduate School of System Informatics,Kobe,Japan"}]},{"given":"Kabuto","family":"Masaya","sequence":"additional","affiliation":[{"name":"Kobe University,Graduate School of Science, Technology and Innovation,Kobe,Japan"}]},{"given":"Masakazu","family":"Taichi","sequence":"additional","affiliation":[{"name":"Kobe University,Graduate School of System Informatics,Kobe,Japan"}]},{"given":"Atsushi","family":"Fukunaga","sequence":"additional","affiliation":[{"name":"Kobe University,Graduate School of Science, Technology and Innovation,Kobe,Japan"}]},{"given":"Yuto","family":"Yasuda","sequence":"additional","affiliation":[{"name":"Kobe University,Graduate School of System Informatics,Kobe,Japan"}]},{"given":"Riku","family":"Hamabe","sequence":"additional","affiliation":[{"name":"Kobe University,Graduate School of System Informatics,Kobe,Japan"}]},{"given":"Shintaro","family":"Izumi","sequence":"additional","affiliation":[{"name":"Kobe University,Graduate School of Science, Technology and Innovation,Kobe,Japan"}]},{"given":"Hiroshi","family":"Kawaguchi","sequence":"additional","affiliation":[{"name":"Kobe University,Graduate School of Science, Technology and Innovation,Kobe,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2020.2966331"},{"issue":"3","key":"ref2","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1145\/3007787.3001163","article-title":"EIE","volume":"44","author":"Han","year":"2016","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-021-06752-7"},{"article-title":"PyTorch: An Imperative Style, High-Performance Deep Learning Library","year":"2019","author":"Paszke","key":"ref4"},{"article-title":"Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding","year":"2015","author":"Han","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EMC249363.2019.00012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2018.8693202"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.350"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053153"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"}],"event":{"name":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2023,6,11]]},"location":"Hangzhou, China","end":{"date-parts":[[2023,6,13]]}},"container-title":["2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10168547\/10168548\/10168555.pdf?arnumber=10168555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:57:57Z","timestamp":1705021077000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10168555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aicas57966.2023.10168555","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}