{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:38:27Z","timestamp":1740101907570,"version":"3.37.3"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.1109\/aicas57966.2023.10168585","type":"proceedings-article","created":{"date-parts":[[2023,7,7]],"date-time":"2023-07-07T18:24:30Z","timestamp":1688754270000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["RRAM-Based Precision-Scaleable Computing-In-Memory Scheme and Its Error Correction Approach"],"prefix":"10.1109","author":[{"given":"Wenling","family":"Ma","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences,Shenzhen Institute of Advanced Technology,Shenzhen,China"}]},{"given":"Lianzheng","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Shenzhen Institute of Advanced Technology,Shenzhen,China"}]},{"given":"Ziye","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Shenzhen Institute of Advanced Technology,Shenzhen,China"}]},{"given":"Guangchao","family":"Zhao","sequence":"additional","affiliation":[{"name":"CNRS-NTU-THALES Research,Alliances,Singapore,UMI 3288"}]},{"given":"Xiaojing","family":"Long","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Shenzhen Institute of Advanced Technology,Shenzhen,China"}]},{"given":"Mingqiang","family":"Huang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Shenzhen Institute of Advanced Technology,Shenzhen,China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2020.107281"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-019-0134-0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3212314"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966166"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3003007"},{"key":"ref2","first-page":"770","article-title":"Deep residual learning for image recognition","author":"he","year":"2016","journal-title":"Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3178474"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/5.0013638"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2022.3191397"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS54282.2022.9869992"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref20","first-page":"166t","article-title":"Considerations of integrating computing-inmemory and processing-in-sensor into convolutional neural network accelerators for low-power edge devices","author":"tang","year":"2019","journal-title":"2019 Symposium on VLSI Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101209"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2022.3177774"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/aa7c25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409720"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.5124915"},{"key":"ref5","first-page":"1718","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"2015 Design Automation & Test in Europe Conference & Exhibition (DATE)"}],"event":{"name":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2023,6,11]]},"location":"Hangzhou, China","end":{"date-parts":[[2023,6,13]]}},"container-title":["2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10168547\/10168548\/10168585.pdf?arnumber=10168585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:33:15Z","timestamp":1690219995000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10168585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/aicas57966.2023.10168585","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}