{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:02:52Z","timestamp":1780444972524,"version":"3.54.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.1109\/aicas57966.2023.10168620","type":"proceedings-article","created":{"date-parts":[[2023,7,7]],"date-time":"2023-07-07T18:24:30Z","timestamp":1688754270000},"page":"1-5","source":"Crossref","is-referenced-by-count":10,"title":["Neuromorphic analog circuits for robust on-chip always-on learning in spiking neural networks"],"prefix":"10.1109","author":[{"given":"Arianna","family":"Rubino","sequence":"first","affiliation":[{"name":"University of Zurich and ETH Zurich,Institute of Neuroinformatics"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matteo","family":"Cartiglia","sequence":"additional","affiliation":[{"name":"University of Zurich and ETH Zurich,Institute of Neuroinformatics"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Melika","family":"Payvand","sequence":"additional","affiliation":[{"name":"University of Zurich and ETH Zurich,Institute of Neuroinformatics"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giacomo","family":"Indiveri","sequence":"additional","affiliation":[{"name":"University of Zurich and ETH Zurich,Institute of Neuroinformatics"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816367"},{"key":"ref12","first-page":"1091","article-title":"Neuromorphic bistable VLSI synapses with spike-timing-dependent plasticity","volume":"15","author":"indiveri","year":"2003","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3389\/fnsyn.2010.00033"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2008.2005781"},{"key":"ref11","first-page":"1","article-title":"Stochastic dendrites enable online learning in mixed-signal neu-romorphic processing systems","author":"cartiglia","year":"2022","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref10","first-page":"1091","article-title":"Circuits for VLSI implementation of temporally asymmetric Hebbian learning","volume":"14","author":"bofill-i-petit","year":"2002","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313954"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2012.2184285"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1162\/0899766054615644"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0448-2"},{"key":"ref24","first-page":"145","article-title":"A 0.086-mm2 12.7-pj\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","volume":"13","author":"frenkel","year":"2019","journal-title":"IEEE Transactions on Biomedical Circuits and Systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008200515504"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2007.19.10.2581"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702497"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035575"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3170579"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN48605.2020.9206736"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-022-33476-6"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00891"},{"key":"ref6","first-page":"692","article-title":"A spike based learning neuron in analog VLSI","volume":"9","author":"h\u00e4fliger","year":"1997","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac0a5a"}],"event":{"name":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","location":"Hangzhou, China","start":{"date-parts":[[2023,6,11]]},"end":{"date-parts":[[2023,6,13]]}},"container-title":["2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10168547\/10168548\/10168620.pdf?arnumber=10168620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:33:01Z","timestamp":1690219981000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10168620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/aicas57966.2023.10168620","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}