{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T15:27:36Z","timestamp":1769009256203,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007225","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.1109\/aicas57966.2023.10168630","type":"proceedings-article","created":{"date-parts":[[2023,7,7]],"date-time":"2023-07-07T18:24:30Z","timestamp":1688754270000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["RISC-V based Fully-Parallel SRAM Computing-in-Memory Accelerator with High Hardware Utilization and Data Reuse Rate"],"prefix":"10.1109","author":[{"given":"Haoxiang","family":"Zhou","sequence":"first","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Haiqiao","family":"Hong","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Dingbang","family":"Liu","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Hang","family":"Liu","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Yu","family":"Xia","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Kai","family":"Li","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Jun","family":"Liu","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Shaobo","family":"Luo","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Wei","family":"Mao","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005754"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407582"},{"key":"ref3","first-page":"188","article-title":"A 1.041-mb\/mm2 27.38-tops\/w signed-int8 dynamic-logic-based adc-less sram compute-in-memory macro in 28nm with reconfigurable bitwise operation for ai and embedded applications","volume":"65","author":"yan","year":"2022","journal-title":"IEEE International Solid-State Circuits Conference ISSCC 2022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3212314"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"}],"event":{"name":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","location":"Hangzhou, China","start":{"date-parts":[[2023,6,11]]},"end":{"date-parts":[[2023,6,13]]}},"container-title":["2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10168547\/10168548\/10168630.pdf?arnumber=10168630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:33:41Z","timestamp":1690220021000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10168630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aicas57966.2023.10168630","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}