{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T10:33:58Z","timestamp":1766486038308},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.1109\/aicas57966.2023.10168638","type":"proceedings-article","created":{"date-parts":[[2023,7,7]],"date-time":"2023-07-07T14:24:30Z","timestamp":1688739870000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["Read-disturb Detection Methodology for RRAM-based Computation-in-Memory Architecture"],"prefix":"10.1109","author":[{"given":"Mohammad Amin","family":"Yaldagard","sequence":"first","affiliation":[{"name":"Delft University of Technology,Computer Engineering Lab,Delft,The Netherlands"}]},{"given":"Sumit","family":"Diware","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Computer Engineering Lab,Delft,The Netherlands"}]},{"given":"Rajiv V.","family":"Joshi","sequence":"additional","affiliation":[{"name":"IBM Research Division,Yorktown Heights,NY,USA"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Computer Engineering Lab,Delft,The Netherlands"}]},{"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Computer Engineering Lab,Delft,The Netherlands"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3163197"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3186024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203824"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2985013"},{"year":"0","key":"ref20"},{"key":"ref11","first-page":"1","article-title":"High-speed and high-efficiency diverse error margin write-verify scheme for an rram-based neuromorphic hardware accelerator","author":"lin","year":"2022","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3072200"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015940"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2996192"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac6d04"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3018502"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129252"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405130"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC54400.2022.9939654"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458443"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3050715"}],"event":{"name":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2023,6,11]]},"location":"Hangzhou, China","end":{"date-parts":[[2023,6,13]]}},"container-title":["2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10168547\/10168548\/10168638.pdf?arnumber=10168638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T13:33:48Z","timestamp":1690205628000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10168638\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/aicas57966.2023.10168638","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}