{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T04:37:49Z","timestamp":1773376669349,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/aicas59952.2024.10595910","type":"proceedings-article","created":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T13:30:48Z","timestamp":1721395848000},"page":"154-158","source":"Crossref","is-referenced-by-count":2,"title":["A Hybrid Heterogeneous Neural Network Accelerator based on Systolic Array"],"prefix":"10.1109","author":[{"given":"Zilin","family":"Wang","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Zhong","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guang","family":"Chen","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics,Beijing,China,102600"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuo","family":"Feng","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics,Beijing,China,102600"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youming","family":"Yang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoxin","family":"Cui","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298965"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","author":"Laurent","year":"2020","journal-title":"Revisiting loss modelling for unstructured pruning[J]"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3178047"},{"key":"ref5","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or \u22121","author":"Courbariaux","year":"2016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tip.2022.3212905"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/icassp49357.2023.10096016"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2016.30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2865896"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2015.2474396"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.2970709"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2018.112130359"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.08.034"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc47793.2019.9056903"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-020-9686-z"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3052885"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2022.3183126"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/aicas57966.2023.10168660"}],"event":{"name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","location":"Abu Dhabi, United Arab Emirates","start":{"date-parts":[[2024,4,22]]},"end":{"date-parts":[[2024,4,25]]}},"container-title":["2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10595550\/10595552\/10595910.pdf?arnumber=10595910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T20:27:30Z","timestamp":1773347250000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10595910\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aicas59952.2024.10595910","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}