{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:43:13Z","timestamp":1730194993890,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010909","name":"Young Scientists Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010909","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005320","name":"Xidian University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005320","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/aicas59952.2024.10595922","type":"proceedings-article","created":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T17:30:48Z","timestamp":1721410248000},"page":"522-526","source":"Crossref","is-referenced-by-count":0,"title":["Microarchitecture Aware Neural Architecture Search for TinyML Devices"],"prefix":"10.1109","author":[{"given":"Juntao","family":"Guan","sequence":"first","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education)"}]},{"given":"Gufeng","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education)"}]},{"given":"Fanhong","family":"Zeng","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education)"}]},{"given":"Rui","family":"Lai","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education)"}]},{"given":"Ruixue","family":"Ding","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education)"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education)"}]}],"member":"263","reference":[{"key":"ref1","first-page":"11711","article-title":"MCUNet:Tiny deep learning on IoT devices","volume-title":"Proc. NIPS","volume":"33","author":"Lin"},{"key":"ref2","first-page":"2346","article-title":"MCUNetV2:Memory-efficient patch-based inference for tiny deep learning","volume-title":"Proc. NIPS","volume":"34","author":"Lin"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3239044"},{"article-title":"Once-for-all: Train one network and specialize it for efficient deployment","volume-title":"8th ICLR.","author":"Cai","key":"ref4"},{"key":"ref5","first-page":"680","article-title":"Rethinking Bottleneck Structure for Efficient Mobile Network Design","volume-title":"Proc. ECCV","volume":"11218","author":"Daquan"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01264-9_8"},{"article-title":"CMSIS-NN: Efficient neural network kernels for arm cortex-M CPUs","year":"2018","author":"Lai","key":"ref8"}],"event":{"name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","start":{"date-parts":[[2024,4,22]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2024,4,25]]}},"container-title":["2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10595550\/10595552\/10595922.pdf?arnumber=10595922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T05:00:17Z","timestamp":1721451617000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10595922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/aicas59952.2024.10595922","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}