{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:43:21Z","timestamp":1730195001487,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/aicas59952.2024.10595935","type":"proceedings-article","created":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T17:30:48Z","timestamp":1721410248000},"page":"144-148","source":"Crossref","is-referenced-by-count":0,"title":["Attacking a Joint Protection Scheme for Deep Neural Network Hardware Accelerators and Models"],"prefix":"10.1109","author":[{"given":"Simon","family":"Wilhelmst\u00e4tter","sequence":"first","affiliation":[{"name":"University of Ulm,Institute of Microelectronics,Ulm,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joschua","family":"Conrad","sequence":"additional","affiliation":[{"name":"University of Ulm,Institute of Microelectronics,Ulm,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Devanshi","family":"Upadhyaya","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Institute for Computer Architecture and Computer Engingeering,Stuttgart,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Institute for Computer Architecture and Computer Engingeering,Stuttgart,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurits","family":"Ortmanns","sequence":"additional","affiliation":[{"name":"University of Ulm,Institute of Microelectronics,Ulm,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"issue":"7553","key":"ref1","first-page":"436","article-title":"Deep learning","volume-title":"Nature","volume":"521","author":"LeCun","year":"2015"},{"issue":"1","key":"ref2","first-page":"127","article-title":"Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks","volume-title":"IEEE Journal of Solid-State Circuits","volume":"52","author":"Chen","year":"2017"},{"key":"ref3","first-page":"1","article-title":"A 5-nm 254-TOPS\/W 221-TOPS\/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations","volume-title":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","volume":"65","author":"Fujiwara"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3214064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067643"},{"key":"ref6","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","volume-title":"Advances in Neural Information Processing Systems","volume":"25","author":"Krizhevsky"},{"article-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition","volume-title":"3rd International Conference on Learning Representations (ICLR 2015)","author":"Simonyan","key":"ref7"},{"volume-title":"Deep Residual Learning for Image Recognition","year":"2015","author":"He","key":"ref8"},{"issue":"5","key":"ref9","first-page":"37","article-title":"Bogus: electronic manufacturing and consumers confront a rising tide of counterfeit electronics","volume-title":"IEEE Spectrum","volume":"43","author":"Pecht","year":"2006"},{"issue":"Sep. 2013","key":"ref10","article-title":"The Hidden Dangers of Chop-Shop Electronics","volume-title":"IEEE Spectrum","author":"Villasenor","year":"2013"},{"key":"ref11","first-page":"487","article-title":"DeepAttest: An End-to-End Attestation Framework for Deep Neural Networks","volume-title":"2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)","author":"Chen"},{"key":"ref12","first-page":"1","article-title":"Hardware-Assisted Intellectual Property Protection of Deep Learning Models","volume-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Chakraborty"},{"issue":"2","key":"ref13","first-page":"267","article-title":"Preventing DNN Model IP Theft via Hardware Obfuscation","volume-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","volume":"11","author":"Goldstein","year":"2021"},{"key":"ref14","first-page":"1069","article-title":"EPIC: Ending Piracy of Integrated Circuits","volume-title":"2008 Design, Automation and Test in Europe","author":"Roy"},{"key":"ref15","first-page":"674","article-title":"Hardware protection and authentication through netlist level obfuscation","volume-title":"2008 IEEE\/ACM International Conference on Computer-Aided Design.","author":"Chakraborty"},{"key":"ref16","first-page":"137","article-title":"Evaluating the security of logic encryption algorithms","volume-title":"2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","author":"Subramanyan"},{"key":"ref17","first-page":"236","article-title":"SARLock: SAT attack resistant logic locking","volume-title":"2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","author":"Yasin"},{"issue":"2","key":"ref18","first-page":"199","article-title":"Anti-SAT: Mitigating SAT Attack on Logic Locking","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","volume":"38","author":"Xie","year":"2019"},{"key":"ref19","first-page":"2581","article-title":"Generalized SAT-Attack-Resistant Logic Locking","volume-title":"IEEE Transactions on Information Forensics and Security","volume":"16","author":"Zhou","year":"2021"},{"issue":"12","key":"ref20","first-page":"4518","article-title":"Joint Protection Scheme for Deep Neural Network Hardware Accelerators and Models","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","volume":"42","author":"Zhou","year":"2023"},{"volume-title":"Learning Multiple Layers of Features from Tiny Images","year":"2009","author":"Krizhevsky","key":"ref21"}],"event":{"name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","start":{"date-parts":[[2024,4,22]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2024,4,25]]}},"container-title":["2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10595550\/10595552\/10595935.pdf?arnumber=10595935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,21]],"date-time":"2024-07-21T04:03:37Z","timestamp":1721534617000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10595935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/aicas59952.2024.10595935","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}