{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:43:28Z","timestamp":1730195008313,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/aicas59952.2024.10595973","type":"proceedings-article","created":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T17:30:48Z","timestamp":1721410248000},"page":"462-466","source":"Crossref","is-referenced-by-count":0,"title":["Resistive Processing Unit-based On-chip ANN Training with Digital Memory"],"prefix":"10.1109","author":[{"given":"Shreyas","family":"Deshmukh","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Shubham","family":"Patil","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Anmol","family":"Biswas","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Vivek","family":"Saraswat","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Abhishek","family":"Kadam","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Ajay K.","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Laxmeesha","family":"Somappa","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Maryam Shojaei","family":"Baghini","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Udayan","family":"Ganguly","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ipdpsw.2019.00148"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3140753"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/mssc.2019.2922889"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00538"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/5.0168089"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.3c03505"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/admt.202200884"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073978"},{"key":"ref15","first-page":"60","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume-title":"Nature","volume":"558","author":"Ambrogio","year":"2018"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405156"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48203.2023.10117874"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720599"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371973"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870354"},{"article-title":"Fashion-MNIST: a Novel Image Dataset for Benchmarking Machine Learning Algorithms","year":"2017","author":"Xiao","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993463"}],"event":{"name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","start":{"date-parts":[[2024,4,22]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2024,4,25]]}},"container-title":["2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10595550\/10595552\/10595973.pdf?arnumber=10595973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,21]],"date-time":"2024-07-21T04:16:46Z","timestamp":1721535406000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10595973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/aicas59952.2024.10595973","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}