{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:51:01Z","timestamp":1725796261384},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/aicas59952.2024.10595974","type":"proceedings-article","created":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T17:30:48Z","timestamp":1721410248000},"page":"16-20","source":"Crossref","is-referenced-by-count":0,"title":["HeteroEML: Heterogeneous Design Methodology of Edge Machine Learning on CPU+FPGA Platform"],"prefix":"10.1109","author":[{"given":"Yi-Ting","family":"Wu","sequence":"first","affiliation":[{"name":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzu-Yun","family":"Yen","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Pei","family":"Lin","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo-Cheng","family":"Lai","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2022.3193060"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2018.1700415"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/WACV51458.2022.00407"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67262-5_15"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67262-5_15"},{"key":"ref6","first-page":"578","article-title":"TVM: An automated End-to-End optimizing compiler for deep learning","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Chen"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00026"}],"event":{"name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","start":{"date-parts":[[2024,4,22]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2024,4,25]]}},"container-title":["2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10595550\/10595552\/10595974.pdf?arnumber=10595974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T05:04:46Z","timestamp":1721451886000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10595974\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/aicas59952.2024.10595974","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}