{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:24:57Z","timestamp":1761110697549,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/aicas59952.2024.10595975","type":"proceedings-article","created":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T17:30:48Z","timestamp":1721410248000},"page":"287-291","source":"Crossref","is-referenced-by-count":1,"title":["FlexBits: A Configurable Lightweight RISC-V Micro-architecture for Flexible Bit-Width Execution"],"prefix":"10.1109","author":[{"given":"Zhiyuan","family":"Xu","sequence":"first","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyu","family":"Kang","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xingbo","family":"Wang","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bingzhen","family":"Chen","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Terry Tao","family":"Ye","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3088875"},{"article-title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications","year":"2017","author":"Howard","key":"ref2"},{"key":"ref3","first-page":"11 711","article-title":"Mcunet: Tiny deep learning on iot devices","volume":"33","author":"Lin","year":"2020","journal-title":"Advances in Neural Information Processing Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116529"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3104089"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2021.07.045"},{"article-title":"Cmsis-nn: Efficient neural network kernels for arm cortex-m cpus","year":"2018","author":"Lai","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2019.0155"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3072337"},{"volume-title":"openhwgroup\/cv32e40p: Cv32e40p is an in-order 4-stage risc-v rv32imfcxpulp cpu based on ri5cy from pulp-platform","key":"ref11"},{"volume-title":"Spinalhdl\/vexriscv: A fpga friendly 32 bit risc-v cpu implementation","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"volume-title":"sipeed\/tinymaix: Tinymaix is a tiny inference library for microcontrollers (tinyml)","key":"ref14"},{"volume-title":"lowrisc\/ibex: Ibex is a small 32 bit risc-v cpu core, previously known as zero-riscy","key":"ref15"},{"volume-title":"riscv-mcu\/e203_hbirdv2: The ultra-low power risc-v core","key":"ref16"}],"event":{"name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","start":{"date-parts":[[2024,4,22]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2024,4,25]]}},"container-title":["2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10595550\/10595552\/10595975.pdf?arnumber=10595975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T17:32:40Z","timestamp":1721669560000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10595975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aicas59952.2024.10595975","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}