{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:29:34Z","timestamp":1780442974061,"version":"3.54.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002341","name":"Academy of Finland","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/aicas59952.2024.10595976","type":"proceedings-article","created":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T17:30:48Z","timestamp":1721410248000},"page":"248-252","source":"Crossref","is-referenced-by-count":2,"title":["Evaluating an Analog Main Memory Architecture for All-Analog In-Memory Computing Accelerators"],"prefix":"10.1109","author":[{"given":"Kazybek","family":"Adam","sequence":"first","affiliation":[{"name":"Aalto University,Department of Electronics and Nanoengineering,Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dipesh","family":"Monga","sequence":"additional","affiliation":[{"name":"Aalto University,Department of Electronics and Nanoengineering,Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Omar","family":"Numan","sequence":"additional","affiliation":[{"name":"Aalto University,Department of Electronics and Nanoengineering,Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gaurav","family":"Singh","sequence":"additional","affiliation":[{"name":"Aalto University,Department of Electronics and Nanoengineering,Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kari","family":"Halonen","sequence":"additional","affiliation":[{"name":"Aalto University,Department of Electronics and Nanoengineering,Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Martin","family":"Andraud","sequence":"additional","affiliation":[{"name":"Aalto University,Department of Electronics and Nanoengineering,Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2022.3182935"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020286"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772817"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184587"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731654"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3268728"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3050715"},{"key":"ref10","article-title":"High performance convolutional neural networks for document processing","volume-title":"Tenth international workshop on frontiers in handwriting recognition","author":"Chellapilla"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329917"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720604"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492479"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-017-0999-y"}],"event":{"name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","location":"Abu Dhabi, United Arab Emirates","start":{"date-parts":[[2024,4,22]]},"end":{"date-parts":[[2024,4,25]]}},"container-title":["2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10595550\/10595552\/10595976.pdf?arnumber=10595976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T05:07:16Z","timestamp":1721452036000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10595976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aicas59952.2024.10595976","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}