{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T16:11:49Z","timestamp":1759335109490,"version":"build-2065373602"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/aicas64808.2025.11173118","type":"proceedings-article","created":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T17:52:35Z","timestamp":1758822755000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["RSPE: A High Energy Efficient SNN Inference Processor with RISC-V based Dynamic Pruning Mechanism"],"prefix":"10.1109","author":[{"given":"Zhou","family":"Wang","sequence":"first","affiliation":[{"name":"Imperial College London,London,UK"}]},{"given":"Haochen","family":"Du","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,School of Engineering,Hongkong,China"}]},{"given":"Zhou","family":"Shu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering of National University of Singapore,Singapore,SG"}]},{"given":"Vivek","family":"Mohan","sequence":"additional","affiliation":[{"name":"Imperial College London,London,UK"}]},{"given":"Liyuan","family":"Guo","sequence":"additional","affiliation":[{"name":"Dresden University of Technology,Dresden,Germany"}]},{"given":"Wei","family":"Mao","sequence":"additional","affiliation":[{"name":"Xidian University,School of Microelectronics,Xi’an,China"}]},{"given":"Baoyi","family":"Han","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors of Chinese Academy of Sciences,Beijing,China"}]},{"given":"Xiaonan","family":"Tang","sequence":"additional","affiliation":[{"name":"Beijing Wisemay Science and Technology Co., Ltd.,Beijing,China"}]},{"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences,Beijing,China"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits of Tsinghua University,Beijing,China"}]},{"given":"Anil A.","family":"Bharath","sequence":"additional","affiliation":[{"name":"Imperial College London,London,UK"}]},{"given":"Manos Mic","family":"Drakakis","sequence":"additional","affiliation":[{"name":"Imperial College London,London,UK"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662396"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mcas.2021.3092533"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3270442"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2015.2474396"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2018.112130359"},{"issue":"3","key":"ref6","first-page":"383","article-title":"Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI","volume":"9","author":"Cavalcante","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/dac56929.2023.10247968"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/aicas57966.2023.10168614"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595944"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595923"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2884901"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662398"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731734"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3330483"}],"event":{"name":"2025 IEEE 7th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2025,4,28]]},"location":"Bordeaux, France","end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 7th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11172731\/11173086\/11173118.pdf?arnumber=11173118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T05:26:47Z","timestamp":1759296407000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11173118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aicas64808.2025.11173118","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}