{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:59:42Z","timestamp":1759334382771,"version":"build-2065373602"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/aicas64808.2025.11173164","type":"proceedings-article","created":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T17:52:35Z","timestamp":1758822755000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Dataflow and Tile Shape Optimization in SystemC-Based NoC of 1D PE Array Simulators integrated with TVM"],"prefix":"10.1109","author":[{"given":"Yu-Jen","family":"Chang","sequence":"first","affiliation":[{"name":"National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Te","family":"Chiu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzu-Chun","family":"Huang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Very deep convolutional networks for large-scale image recognition","year":"2014","author":"Simonyan","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2019.2938340"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr52729.2023.00721"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2985963"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3286122"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3398500"},{"article-title":"Scale-sim: Systolic cnn accelerator simulator","year":"2018","author":"Samajdar","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173176"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref14","article-title":"Activation in network for noc-based deep neural network accelerator","author":"Z","year":"2024","journal-title":"VLSI TSA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067774"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558316"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1964.tb04103.x"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815631"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415639"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3059962"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2022.3209401"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375306"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC53511.2021.00028"},{"article-title":"Tvm: An automated end-to-end optimizing compiler for deep learning","volume-title":"USENIX Symposium on Operating Systems Design and Implementation","author":"C","key":"ref24"},{"article-title":"Apache tvm documentation","year":"2024","author":"TVM","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"}],"event":{"name":"2025 IEEE 7th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","start":{"date-parts":[[2025,4,28]]},"location":"Bordeaux, France","end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 7th International Conference on Artificial Intelligence Circuits and Systems (AICAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11172731\/11173086\/11173164.pdf?arnumber=11173164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T15:08:16Z","timestamp":1759244896000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11173164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/aicas64808.2025.11173164","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}