{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:47:25Z","timestamp":1730195245567,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/aiccsa.2011.6126591","type":"proceedings-article","created":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T11:33:07Z","timestamp":1330601587000},"page":"285-286","source":"Crossref","is-referenced-by-count":0,"title":["Instruction and data cache peak temperature reduction using cache access balancing in embedded processors"],"prefix":"10.1109","author":[{"given":"Mohsen","family":"Taherian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirali","family":"Baniasadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"MiBench","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995695"},{"key":"ref10","article-title":"Improved Indexing for Cache Miss Reduction in Embedded Systems","author":"givargis","year":"0","journal-title":"40th ACM\/IEEE Design Automation Conference DAC2003"},{"key":"ref6","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","article-title":"An Improved HotSpot Block-Based Thermal Model with Granularity Considerations","author":"huang","year":"0","journal-title":"Proc Workshop Duplicating Deconstructing and Debunking in conjunction with the Int'l Symp Computer Architecture"},{"key":"ref8","article-title":"Temperature Aware Configure Cache to Reduce Energy in Embedded Systems","author":"noori","year":"0","journal-title":"Transaction on special section on advanced technologies in digital LSIs and memories"},{"key":"ref7","article-title":"Balanced Instruction Cache: Reducing Conflict Misses of Direct-Mapped Caches through Balanced Subarray Accesses","volume":"5","author":"zhang","year":"0","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1621960.1621964"},{"key":"ref9","article-title":"Balanced Cache: Reducing Contlict Misses of Direct- Mapped Caches through Programmable Decoders","author":"zhang","year":"0","journal-title":"Proceeding of the 33th IEEE Int'l Symposium on Computer Architecture"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"}],"event":{"name":"2011 9th IEEE\/ACS International Conference on Computer Systems and Applications (AICCSA)","start":{"date-parts":[[2011,12,27]]},"location":"Sharm El-Sheikh, Egypt","end":{"date-parts":[[2011,12,30]]}},"container-title":["2011 9th IEEE\/ACS International Conference on Computer Systems and Applications (AICCSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6122397\/6126580\/06126591.pdf?arnumber=6126591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:43:06Z","timestamp":1490100186000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6126591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/aiccsa.2011.6126591","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}