{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:53:03Z","timestamp":1730195583351,"version":"3.28.0"},"reference-count":58,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/aiccsa47632.2019.9035220","type":"proceedings-article","created":{"date-parts":[[2020,3,17]],"date-time":"2020-03-17T03:08:51Z","timestamp":1584414531000},"page":"1-11","source":"Crossref","is-referenced-by-count":0,"title":["CONCORD: Improving Communication using Consumer-Count Detection"],"prefix":"10.1109","author":[{"given":"Farah","family":"Fargo","sequence":"first","affiliation":[]},{"given":"Shobha","family":"Vissapragada","sequence":"additional","affiliation":[]},{"given":"Samantika","family":"Sury","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref39"},{"journal-title":"Intel® Many Integrated Core Architecture An Overview and Programming Models","year":"0","author":"jeffers","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/71.139202"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598115"},{"article-title":"MPI Support for Multi-Core Architectures: Optimized Shared Memory Collectives","year":"0","author":"graham","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1214336"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/307338.301004"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995715"},{"journal-title":"The Murphi Verification System","year":"1996","author":"dill","key":"ref2"},{"journal-title":"Cache Coherence Techniques for Multi-core Processors","year":"2008","author":"marty","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.17"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/35.533919"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744361"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161019"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694773"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917730"},{"journal-title":"VTune","year":"0","key":"ref51"},{"key":"ref58","article-title":"Co-design of on-chip caches and networks for scalable shared-memory manycore CMPs","author":"kwon","year":"2018","journal-title":"DSpace MIT"},{"key":"ref57","article-title":"ERIS: A NUMA- Aware In-Memory Storage Engine for Analytical Workloads","author":"kissinger","year":"2014","journal-title":"International Conference on Very Large Data Bases"},{"journal-title":"LULESH","year":"0","key":"ref56"},{"key":"ref55","article-title":"High Performance Parallel Stochastic Gradient Descent in Shared Memory","author":"nadathur","year":"2016","journal-title":"IPDPS"},{"journal-title":"PENNANT","year":"0","key":"ref54"},{"journal-title":"CORAL","year":"0","key":"ref53"},{"journal-title":"Sniper","year":"0","key":"ref52"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"journal-title":"SPLASH Stanford Parallel Applications for Shared Memory","year":"1992","author":"singh","key":"ref40"},{"journal-title":"PHD A Hierarchical Cache Coherent Protocol","year":"1992","author":"wallach","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744359"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378536"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/378993.378997"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346210"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.19"},{"journal-title":"Adaptive Cache Coherency for Detecting Migratory Shared Data","year":"1993","author":"cox","key":"ref4"},{"key":"ref3","article-title":"The NAS Parallel Benchmarks","author":"bailey","year":"1994","journal-title":"Fall"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859642"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.82"},{"key":"ref8","article-title":"Token Tenure: Patching Token Counting using Directory Coherence","author":"raghavan","year":"0","journal-title":"International Symposium on Microarchitecture (MICRO)"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.55500"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-87475-1_21"},{"journal-title":"Intel® Many Integrated Core Architecture An Overview and Programming Models","year":"2012","author":"jeffers","key":"ref45"},{"journal-title":"McPAT","year":"0","key":"ref48"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-009-0096-7"},{"journal-title":"A Nonblocking Directory Protocol for Large-Scale Multiprocessors","year":"1999","author":"kong","key":"ref42"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IFCSTA.2009.97"},{"journal-title":"Chained Cache Coherency States For Sequential Non-Homogeneous Access to a Cache Line","year":"0","author":"rajamony","key":"ref44"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771778"}],"event":{"name":"2019 IEEE\/ACS 16th International Conference on Computer Systems and Applications (AICCSA)","start":{"date-parts":[[2019,11,3]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2019,11,7]]}},"container-title":["2019 IEEE\/ACS 16th International Conference on Computer Systems and Applications (AICCSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9006726\/9035208\/09035220.pdf?arnumber=9035220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:46:00Z","timestamp":1658155560000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9035220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":58,"URL":"https:\/\/doi.org\/10.1109\/aiccsa47632.2019.9035220","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}