{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:14:11Z","timestamp":1725660851243},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/ancs.2013.6665198","type":"proceedings-article","created":{"date-parts":[[2013,11,27]],"date-time":"2013-11-27T22:42:15Z","timestamp":1385592135000},"page":"157-167","source":"Crossref","is-referenced-by-count":1,"title":["Asymmetric scaling on network packet processors in the dark silicon era"],"prefix":"10.1109","author":[{"given":"Sourav","family":"Roy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaomin","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edmund","family":"Gieske","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jim","family":"Holt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240899"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"journal-title":"Heterogeneous Chip Multiprocessors","year":"2005","author":"kumar","key":"18"},{"journal-title":"NETLOGIC BROADENS XLP FAMILY Multithreading and Four-Way Issue with One to Eight CPU Cores","year":"2010","author":"halfhill","key":"15"},{"key":"16","article-title":"Exploring the design space of future cmps","author":"huh","year":"2001","journal-title":"Proceedings of International Conference on Parallel Architectures and Compilation Techniques(PACT)"},{"key":"13","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.30"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2011.04.217"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763026"},{"journal-title":"PROCESSOR DESIGN in 3D DIE-STACKING TECHNOLOGIES","year":"2007","author":"loh","key":"20"},{"key":"22","article-title":"Code transformations to improve memory parallelism","author":"pai","year":"2000","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"23","article-title":"Asymmetric chip multiprocessors: Balancing hardware efficiency and programmer efficiency","author":"suleman","year":"2007","journal-title":"Technical Report TR-HPS-2007-001"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647716"},{"key":"26","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"27","article-title":"Computational aspects of vlsi","author":"ullman","year":"1984","journal-title":"Computer Science Press"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"journal-title":"E6500 Freescales Low-power High-performance Multithreaded Embedded Processor","year":"2012","author":"burgess","key":"10"},{"year":"0","key":"1"},{"journal-title":"IP routing protocols RIP OSPF BGP PNNI and Cisco routing protocols","year":"2000","author":"black","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"year":"0","key":"4"},{"key":"9","article-title":"Thousand core chips-a technology perspective","author":"borkar","year":"2007","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913321"}],"event":{"name":"2013 ACM\/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS)","start":{"date-parts":[[2013,10,21]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2013,10,22]]}},"container-title":["Architectures for Networking and Communications Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648480\/6665163\/06665198.pdf?arnumber=6665198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,8]],"date-time":"2023-07-08T13:20:01Z","timestamp":1688822401000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6665198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ancs.2013.6665198","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}