{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,20]],"date-time":"2026-07-20T12:21:41Z","timestamp":1784550101673,"version":"3.55.0"},"reference-count":41,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ancs.2019.8901890","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T13:43:48Z","timestamp":1574689428000},"page":"1-12","source":"Crossref","is-referenced-by-count":7,"title":["A Low-Cost and Energy-Efficient NoC Architecture for GPGPUs"],"prefix":"10.1109","author":[{"given":"Xianwei","family":"Cheng","sequence":"first","affiliation":[{"name":"University of North Texas,Department of Computer Science and Engineering,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Santa Barbara,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammadreza","family":"Robaei","sequence":"additional","affiliation":[{"name":"University of North Texas,Department of Computer Science and Engineering,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Beilei","family":"Jiang","sequence":"additional","affiliation":[{"name":"University of North Texas,Department of Computer Science and Engineering,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hui","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of North Texas,Department of Computer Science and Engineering,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan","family":"Fang","sequence":"additional","affiliation":[{"name":"School of Information Technology, Beijing Institute of Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","author":"group","year":"2007","journal-title":"Parboil"},{"key":"ref38","article-title":"Cuda c\/c++ sdk code samples","year":"2011","journal-title":"Nvidia"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref32","article-title":"Deadlock free routing on a ring: a performance evaluation","author":"liu","year":"1994","journal-title":"INRIA"},{"key":"ref31","article-title":"Fastpass: A Centralized Zero-Queue Datacenter Network","author":"farrington","year":"0","journal-title":"Proceedings of SIGCOMM"},{"key":"ref30","author":"farrington","year":"0"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071476"},{"key":"ref35","first-page":"30","volume":"55","author":"zhu","year":"2016","journal-title":"Bilink A high performance noc router architecture using bi-directional link with double data rate"},{"key":"ref34","article-title":"Noc architectures for silicon interposer systems","author":"jerger","year":"0","journal-title":"Proceedings of MICRO"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802479"},{"key":"ref11","article-title":"The odd-even turn model for adaptive routing","author":"chiu","year":"2000","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"ref12","article-title":"Regional congestion awareness for load balance in networks-on-chip","author":"gratz","year":"0","journal-title":"2008 IEEE 14th International Symposium on High Performance Computer Architecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000113"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228511"},{"key":"ref15","article-title":"A heterogeneous low-cost and low-latency ring-chain network for gpgpus","author":"zhao","year":"2016","journal-title":"ICCD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref17","article-title":"Power-aware nocs through routing and topology reconfiguration","author":"parikh","year":"2014","journal-title":"DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835940"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.98"},{"key":"ref28","article-title":"A scalable, commodity data center network architecture","author":"a1-fares","year":"0","journal-title":"Proceedings of SIGCOMM"},{"key":"ref4","article-title":"Providing cost-effective on-chip network bandwidth in gpgpus","author":"kim","year":"2012","journal-title":"ICCD"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196087"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968510"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1016\/j.jpdc.2013.07.014","article-title":"Design space exploration of on-chip ring interconnection for a cpu-gpu heterogeneous architecture","author":"lee","year":"2013","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"ref29","article-title":"V12: A scalable and flexible data center network","author":"a g","year":"0","journal-title":"Proceedings of SIGCOMM"},{"key":"ref5","article-title":"Principles and practices of interconnection networks","author":"dally","year":"2003","journal-title":"Morgan Kaufmann Publishers Inc"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref1","article-title":"Throughput-effective on-chip networks for many core accelerators","author":"bakhoda","year":"0","journal-title":"Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993674"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5649549"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897963"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.40"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"ref26","article-title":"Asymmetric NoC architectures for gpu systems","author":"kavyan","year":"0","journal-title":"Proc of International Symposium on Networks-on-Chip"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333675"}],"event":{"name":"2019 ACM\/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS)","location":"Cambridge, UK","start":{"date-parts":[[2019,9,24]]},"end":{"date-parts":[[2019,9,25]]}},"container-title":["2019 ACM\/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8891060\/8901868\/08901890.pdf?arnumber=8901890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:21:05Z","timestamp":1755800465000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8901890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/ancs.2019.8901890","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}