{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T02:06:33Z","timestamp":1722909993589},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1114902","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"29-33","source":"Crossref","is-referenced-by-count":0,"title":["An architectural extension to the media core processor for HDTV applications"],"prefix":"10.1109","volume":"1","author":[{"given":"K.","family":"Yoshioka","sequence":"first","affiliation":[]},{"given":"H.","family":"Oka","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nishida","sequence":"additional","affiliation":[]},{"given":"R.","family":"Matsuura","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kiyohara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/30.713217"},{"key":"ref11","first-page":"241","article-title":"Media Core Processor for HD-TV application (MCP2)","author":"kiyohara","year":"2000","journal-title":"An International Symposium on Low-Power and High-Speed Chips (COOL Chips III)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.848475"},{"year":"1993","key":"ref13","article-title":"ISO\/IEC 11172 ?2, Information Technology-Coding of moving pictures and associated audio for digital storage media at up to about 1.5Mbit\/s; Part2: Video"},{"journal-title":"Advanced television system committee","year":"1995","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.592309"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"key":"ref6","first-page":"266","article-title":"A 2V 250MHz Multimedia Processor","author":"yoshida","year":"1997","journal-title":"ISSCC Digest of Technical Papers"},{"key":"ref5","first-page":"171","article-title":"The Trimedia TM-l PCI VLIW Media Processor","author":"slavenburg","year":"1996","journal-title":"Hot Chips VIII"},{"key":"ref8","first-page":"183","article-title":"Heterogeneous Multi-Processor Architecture for multimedia application system by Single Chip","author":"yoshioka","year":"1998","journal-title":"Joint Symposium on Parallel Processing"},{"key":"ref7","first-page":"61","article-title":"Embedded Operating System for Media Processing","author":"fujii","year":"1998","journal-title":"IPSJ SIG Notes 98-OS-77-11"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.372347"},{"key":"ref1","first-page":"60","article-title":"Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7100LC Processors","author":"lee","year":"1995","journal-title":"Hewlett-Packard Journal"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694959"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24591\/01114902.pdf?arnumber=1114902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:54:46Z","timestamp":1489427686000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1114902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1114902","relation":{},"subject":[]}}