{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:30:54Z","timestamp":1729639854978,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1114908","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"59-64","source":"Crossref","is-referenced-by-count":3,"title":["Parasitic capacitance modeling for multilevel interconnects"],"prefix":"10.1109","volume":"1","author":[{"given":"S.","family":"Tani","sequence":"first","affiliation":[]},{"given":"Y.","family":"Uchida","sequence":"additional","affiliation":[]},{"given":"M.","family":"Furuie","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tsukiyama","sequence":"additional","affiliation":[]},{"family":"BuYeol Lee","sequence":"additional","affiliation":[]},{"given":"S.","family":"Nishi","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Kubota","sequence":"additional","affiliation":[]},{"given":"I.","family":"Shirakawa","sequence":"additional","affiliation":[]},{"given":"S.","family":"Imai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1976.1128917"},{"article-title":"The Design and Analysis of VLSI Circuits","year":"1985","author":"glasser","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1982.25610"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21093"},{"journal-title":"Raphael User s Manual","year":"2000","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1982.25454"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/55.144942"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/33.62547"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1976.1128917"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1973.1050400"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.236.0626"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCHMT.1983.1136189"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1443","DOI":"10.1109\/22.297805","article-title":"Capacitance Computations in a Multilayered Dielectric Medium Using Closed-Form Spatial Green's Functions","volume":"42","author":"oh","year":"1994","journal-title":"IEEE Trans on Microwave Theory and Techniques"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/EDL.1981.25399","article-title":"coupling capacitances for two-dimensional wires","volume":"2","author":"dang","year":"1981","journal-title":"IEEE Electron Device Letters"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24591\/01114908.pdf?arnumber=1114908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:01Z","timestamp":1497552301000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1114908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1114908","relation":{},"subject":[]}}