{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:55:40Z","timestamp":1729652140080,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1114929","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"165-170","source":"Crossref","is-referenced-by-count":1,"title":["Delay variation tolerant clock scheduling for semi-synchronous circuits"],"prefix":"10.1109","volume":"1","author":[{"given":"H.","family":"Matsumura","sequence":"first","affiliation":[]},{"given":"A.","family":"Takahashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"240","author":"saitoh","year":"2001","journal-title":"Clustering based fast clock scheduling for light clock-tree In Proc Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1997.600055"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332393"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1109\/ICCAD.1996.569719","author":"xi","year":"1996","journal-title":"Jitter-tolerant clock routing in two-phase synchronous systems In Proc International Conference on Computer Aided Design (ICCAD)"},{"key":"ref14","first-page":"382","author":"xi","year":"1996","journal-title":"Useful-skew clock routing with gate sizing for low power design In Proc 33rd Design Automation Conferecne (DAG)"},{"key":"ref4","first-page":"407","volume":"1","author":"deokar","year":"1994","journal-title":"A graph-theoretic approach to clock skew optimization In Proc Iniernational Symposium on Circuits and Systems (ISOAS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521489"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref5","first-page":"612","author":"edahiro","year":"1993","journal-title":"A clustering-based optimization algorithm in zero-skew routings In Proc 30th Design Automation Conferecne (DAC)"},{"key":"ref8","first-page":"2705","volume":"e84 a","author":"kurokawa","year":"2001","journal-title":"A practical clock tree synthesis for semi-synchronous circuits IEICE Transactions on Fundamentals"},{"key":"ref7","first-page":"508","author":"huang","year":"1995","journal-title":"On the bounded-skew routing tree problem In Proc 32nd Design Automation Conferecne (DAC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479993"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"journal-title":"Combinatorial Optimization Networks and Matroids","year":"1976","author":"lawler","key":"ref9"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24591\/01114929.pdf?arnumber=1114929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T18:53:59Z","timestamp":1519498439000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1114929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1114929","relation":{},"subject":[]}}