{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T02:07:05Z","timestamp":1722910025348},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1114937","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"203-206","source":"Crossref","is-referenced-by-count":0,"title":["Linear array processors with multiple access modes memory for real-time image processing"],"prefix":"10.1109","volume":"1","author":[{"given":"H.","family":"Rabah","sequence":"first","affiliation":[]},{"given":"H.","family":"Mathias","sequence":"additional","affiliation":[]},{"given":"E.","family":"Mozef","sequence":"additional","affiliation":[]},{"given":"D.","family":"Torres","sequence":"additional","affiliation":[]},{"given":"S.","family":"Weber","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/BF01213412"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ecej:19980307"},{"key":"ref6","article-title":"Efficient low and intermediate level vision algorithms for the LAPMAM image processing parallel architecture","author":"torres","year":"0","journal-title":"4th international meeting VECPAR 2000"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.1996.547655"},{"key":"ref8","article-title":"IMAP-VISION: An SIMD Processor with High-Speed On-Chip Memory and Large Capacity External Memory","author":"fujita","year":"1996","journal-title":"IAPR Workshop Machine Vision Applications MVA 90"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1997.606810"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1996.503294"},{"article-title":"Parallel Architectures and Algorithms for Image Understanding","year":"1991","author":"kumar","key":"ref1"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24591\/01114937.pdf?arnumber=1114937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:31:48Z","timestamp":1489440708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1114937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1114937","relation":{},"subject":[]}}