{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T02:07:10Z","timestamp":1722910030378},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1114939","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"211-216","source":"Crossref","is-referenced-by-count":2,"title":["Design and evaluation of high performance microprocessor with reconfigurable on-chip memory"],"prefix":"10.1109","volume":"1","author":[{"given":"T.","family":"Ohneda","sequence":"first","affiliation":[]},{"given":"M.","family":"Kondo","sequence":"additional","affiliation":[]},{"given":"M.","family":"Imai","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nakamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Software Controlled Reconfigurable On-Chip Memory for High Performance Computing","author":"nakamura","year":"2000","journal-title":"Proc 2nd Workshop Intelligent Memory Systems"},{"key":"ref3","first-page":"79","article-title":"A Design and Evaluation of Memory Access Structure for SCIMA","author":"ohneda","year":"2002","journal-title":"Proc of the IPSJ SIG Notes (in Japanese) ’ ARC-147–14"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"ref6","article-title":"The NAS Parallel Benchmarks 2.0","author":"bailey","year":"1995","journal-title":"NASA Ames Research Center Report NAS-05-020"},{"year":"0","key":"ref5"},{"key":"ref8","article-title":"R10000 Superscalar Microprocessor","author":"ahi","year":"1995","journal-title":"Hot Chips VIII"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878275"},{"key":"ref9","article-title":"Software-. Controlled On-Chip Memory for High-Performance and Low-Power Computing","author":"kondo","year":"2002","journal-title":"Int Symp High Performance Computer Architecture Work in Progress Session"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24591\/01114939.pdf?arnumber=1114939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:31:48Z","timestamp":1489426308000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1114939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1114939","relation":{},"subject":[]}}