{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:03:56Z","timestamp":1729656236893,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1115096","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"7-11","source":"Crossref","is-referenced-by-count":0,"title":["Energy analysis of bipartition architecture for pipelined circuits"],"prefix":"10.1109","volume":"2","author":[{"family":"Shanq-Jang Ruan","sequence":"first","affiliation":[]},{"given":"E.","family":"Naroska","sequence":"additional","affiliation":[]},{"family":"Yen-Ren Chang","sequence":"additional","affiliation":[]},{"family":"Chia-Lin Ho","sequence":"additional","affiliation":[]},{"family":"Feipei Lai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.728924"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.748193"},{"key":"ref6","first-page":"664","article-title":"Bipartition and Synthesis in Low Power Pipelined Circuits","volume":"e81 a","author":"chen","year":"1998","journal-title":"IEICE Trans Fundamentals of Electronics Communication and Computer Scientce"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343873"},{"key":"ref8","first-page":"609","article-title":"An Effective Output-Oriented Algorithm for Low Power Multipartition Architecture","author":"ruan","year":"2000","journal-title":"IEEE Int'l Conf on Electronics Circuits and Systems"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1049\/ip-cds:19990276","article-title":"Circuit Partition Algorithm for Low-Power Design Under Area Constraint Using Simulated Annealing","volume":"146","author":"choi","year":"1999","journal-title":"IEE Proc Circuit Devices Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1999.806520"},{"journal-title":"Low-Power CMOS VLSI Circuit Design","year":"2000","author":"roy","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335011"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24592\/01115096.pdf?arnumber=1115096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:55Z","timestamp":1497552355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1115096","relation":{},"subject":[]}}