{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:51:33Z","timestamp":1729655493259,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1115128","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"79-83","source":"Crossref","is-referenced-by-count":1,"title":["A bus arbitration scheme for HDTV decoder SoC"],"prefix":"10.1109","volume":"2","author":[{"family":"Dongxiao Li","sequence":"first","affiliation":[]},{"family":"Qingdong Yao","sequence":"additional","affiliation":[]},{"family":"Peng Liu","sequence":"additional","affiliation":[]},{"family":"Li Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MMCS.1994.292462"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/76.780362","article-title":"Architecture and Bus-Arbitration Schemes for MPEG-2 Video Decoder","volume":"9","author":"li","year":"1999","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"article-title":"MIPS RISC Architecture","year":"1992","author":"kane","key":"ref10"},{"key":"ref6","first-page":"559","article-title":"Multi-thread VLIW processor architecture for HDTV decoding","author":"kim","year":"2000","journal-title":"Custom Integrated Circuits Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/30.681954"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1117\/12.453023","article-title":"A High Efficient Simulation Environment for HDTV Video Decoder in VLSI Design","volume":"4671","author":"mao","year":"2002","journal-title":"Proceedings of SPIE"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1109\/30.964126","article-title":"Single chip video processor for digital HDTV","volume":"47","author":"yarnauchi","year":"2001","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/30.628670"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1117\/12.453111","article-title":"Hardware\/Software Codesign for HDTV Source Decoder on System Level","volume":"4671","author":"liu","year":"2002","journal-title":"Proceedings of SPIE"},{"key":"ref1","first-page":"201","article-title":"On the Bus Arbitration for MPEG 2 Video Decoder","author":"lin","year":"1995","journal-title":"Proceedings of Technical Papers International Symposium on VLSI Technology Systems and Applications"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24592\/01115128.pdf?arnumber=1115128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:55Z","timestamp":1497552355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1115128","relation":{},"subject":[]}}