{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T02:08:23Z","timestamp":1722910103998},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1115136","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"113-118","source":"Crossref","is-referenced-by-count":0,"title":["Chip size estimation based on wiring area"],"prefix":"10.1109","volume":"2","author":[{"given":"Y.","family":"Kubo","sequence":"first","affiliation":[]},{"given":"S.","family":"Nakatake","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Kajitani","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kawakita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.703832"},{"key":"ref6","first-page":"25","article-title":"Simultaneous Searching Method of Placement and Global Routing with Sequence-Pair and Flip","author":"sakai","year":"2000","journal-title":"Technical Report of IEICE VLD99–120"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669560"},{"article-title":"Algorithms for VLSI Physical Design Automation","year":"1998","author":"sherwani","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994964"},{"key":"ref2","first-page":"103","article-title":"An Optimal Floorplan with Module Relations Rep-resented by A Sequence-Pair","author":"watanabe","year":"1996","journal-title":"9-th Circuits and Systems Karuizawa Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24592\/01115136.pdf?arnumber=1115136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T16:21:45Z","timestamp":1489422105000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1115136","relation":{},"subject":[]}}