{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:11:34Z","timestamp":1730196694926,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1115261","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"361-366","source":"Crossref","is-referenced-by-count":0,"title":["A new algorithm for ESD protection device extraction based on subgraph isomorphism"],"prefix":"10.1109","volume":"2","author":[{"given":"R.","family":"Zhan","sequence":"first","affiliation":[]},{"given":"H.","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Q.","family":"Wu","sequence":"additional","affiliation":[]},{"given":"G.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"X.","family":"Guan","sequence":"additional","affiliation":[]},{"given":"A.Z.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"141","article-title":"Goal-oriented subgraph isomorphism technique for IC device recognition","volume":"135","author":"brown","year":"1988","journal-title":"Communications Speech and Vision IEE Proceedings I"},{"article-title":"Layout extraction including substrate parasitics for ESD protection circuits and design rule checking","year":"2001","author":"li","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.918246"},{"key":"ref5","first-page":"141","volume":"135","year":"1988","journal-title":"IEE Proc Comm Speech Vis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/69.842269"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/16.918246"},{"key":"ref2","first-page":"555","article-title":"An O(NlogN) algorithm for Boolean mask operations","author":"lauther","year":"1981","journal-title":"Proc 18th DAC"},{"journal-title":"On-Chip Protection Design for Integrated Circuits","year":"2002","author":"wang","key":"ref1"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24592\/01115261.pdf?arnumber=1115261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:07:44Z","timestamp":1489406864000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1115261","relation":{},"subject":[]}}